Пожалуйста, используйте этот идентификатор, чтобы цитировать или ссылаться на этот ресурс: http://earchive.tpu.ru/handle/11683/37851
Полная запись метаданных
Поле DCЗначениеЯзык
dc.contributor.authorZoev, Ivan Vladimirovichen
dc.contributor.authorBeresnev, A. P.en
dc.contributor.authorMytsko, Evgeniy Aleksandrovichen
dc.contributor.authorMalchukov, Andrey Nikolaevichen
dc.date.accessioned2017-04-10T06:13:41Z-
dc.date.available2017-04-10T06:13:41Z-
dc.date.issued2017-
dc.identifier.citationImplementation of 14 bits floating point numbers of calculating units for neural network hardware development / I. V. Zoev [et al.] // IOP Conference Series: Materials Science and Engineering. — 2017. — Vol. 177 : Mechanical Engineering, Automation and Control Systems (MEACS 2016) : International Conference, October 27–29, 2016, Tomsk, Russia : [proceedings]. — [012044, 5 p.].en
dc.identifier.urihttp://earchive.tpu.ru/handle/11683/37851-
dc.description.abstractAn important aspect of modern automation is machine learning. Specifically, neural networks are used for environment analysis and decision making based on available data. This article covers the most frequently performed operations on floating-point numbers in artificial neural networks. Also, a selection of the optimum value of the bit to 14-bit floating-point numbers for implementation on FPGAs was submitted based on the modern architecture of integrated circuits. The description of the floating-point multiplication (multiplier) algorithm was presented. In addition, features of the addition (adder) and subtraction (subtractor) operations were described in the article. Furthermore, operations for such variety of neural networks as a convolution network - mathematical comparison of a floating point ('less than' and 'greater than or equal') were presented. In conclusion, the comparison with calculating units of Atlera was made.en
dc.language.isoenen
dc.publisherIOP Publishingen
dc.relation.ispartofIOP Conference Series: Materials Science and Engineering. Vol. 177 : Mechanical Engineering, Automation and Control Systems (MEACS 2016). — Bristol, 2017.en
dc.rightsinfo:eu-repo/semantics/openAccessen
dc.subjectчисла с плавающей точкойru
dc.subjectвычислительные устройстваru
dc.subjectаппаратные средстваru
dc.subjectнейронные сетиru
dc.subjectмашинное обучениеru
dc.subjectискусственные нейронные сетиru
dc.subjectсверточные сетиru
dc.titleImplementation of 14 bits floating point numbers of calculating units for neural network hardware developmenten
dc.typeConference Paperen
dc.typeinfo:eu-repo/semantics/publishedVersionen
dc.typeinfo:eu-repo/semantics/conferencePaperen
dcterms.audienceResearchesen
local.departmentНациональный исследовательский Томский политехнический университет (ТПУ)::Институт кибернетики (ИК)ru
local.description.firstpage12044-
local.filepathhttp://dx.doi.org/10.1088/1757-899X/177/1/012044-
local.identifier.bibrecRU\TPU\network\19560-
local.identifier.colkeyRU\TPU\col\18397-
local.identifier.perskeyRU\TPU\pers\38250-
local.identifier.perskeyRU\TPU\pers\33691-
local.identifier.perskeyRU\TPU\pers\32409-
local.localtypeДокладru
local.volume177-
local.conference.nameMechanical Engineering, Automation and Control Systems (MEACS 2016)-
local.conference.date2016-
dc.identifier.doi10.1088/1757-899X/177/1/012044-
Располагается в коллекциях:Материалы конференций

Файлы этого ресурса:
Файл Описание РазмерФормат 
dx.doi.org-10.1088-1757-899X-177-1-012044.pdf332,39 kBAdobe PDFПросмотреть/Открыть


Все ресурсы в архиве электронных ресурсов защищены авторским правом, все права сохранены.